## In the Claims:

Please cancel claims 9-18 and 20-23, amend claims 1 and 3, and add new claims 24-30. The status of all claims is as follows:

(Currently Amended) A chip comprising:
an array of hexagonal cells;

a plurality of interconnects including <u>a plurality of Y's</u>, <u>each of the Y's</u> respectively connecting the cells in clusters of three cells each, wherein the cells <u>in within</u> the clusters are interconnected.

2. (Previously Presented) The chip of claim 1 wherein the Y connecting each cluster has a node and three interconnects connecting the node to respective ones of the cells within a cluster;

wherein each Y connects each cell of its respective cell group to the node.

- 3. (Currently Amended) The chip of claim 2 wherein the plurality of interconnects are formed on a plurality of levels, wherein nodes of Y's connecting clusters of a lower level are interconnected by Y's of a higher level;—.
- 4. (Original) The chip of claim 3 wherein each of the Y's on a particular level is oriented in a direction that is rotated by 90° from the Y's on a next lower level and is rotated by 90° from the Y's on a next higher level.

	5.	(Original)	The chip of claim 1 wherein the chip has a shape of a convex
polygon h	aving at	least five sid	es.

- 6. (Original) The chip of claim 5 wherein the polygon is symmetrical to directions of the interconnect.
- 7. (Original) The chip of claim 1 wherein each of the clusters comprises three cells arranged and routed in three symmetrical directions.
- 8. (Original) The chip of claim 7 wherein the cells of each cluster are arranged and routed at directions of 0°, 60°, and 120° with respect to the node.

9-18. (Cancelled)

19. (Original) The chip of claim 4 wherein all cells are interconnected to other cells.

20-23. (Cancelled)

24. (New) The chip of claim 1, wherein each of the array of hexagonal cells includes a terminal for connecting to another cell;

wherein the Y connecting each cluster includes a node and three interconnects, each of the interconnects respectively connecting the node to a separate terminal in each of the three cells within the cluster;

wherein each Y connects each cell of its respective cluster of three cells to the node.

- 25. (New) The chip of claim 1 wherein said array of hexagonal cells provides a hexagonal flow congestion pattern that does not include the center of the hexagonal pattern.
  - 26. (New) A chip comprising:

an array of hexagonal cells;

a plurality of interconnects including Y's connecting the cells in clusters of three adjacent cells each, wherein the cells in the clusters are interconnected.

27. (New) The chip of claim 26 wherein the Y connecting each cluster has a node and three interconnects connecting the node to respective ones of the cells within a cluster;

wherein each Y connects each cell of its respective cell group to the node.

- 28. (New) The chip of claim 27 wherein the plurality of interconnects are formed on a plurality of levels, wherein nodes of Y's connecting clusters of a lower level are interconnected by Y's of a higher level.
- 29. (New) The chip of claim 28 wherein each of the Y's on a particular level is oriented in a direction that is rotated by 90° from the Y's on a next lower level and is rotated by 90° from the Y's on a next higher level.
- 30. (New) The chip of claim 1, wherein the plurality of interconnects include at least 3 Y's, wherein the at least 3 Y's are interconnected by a Y of a next higher level.